To:USPTO

Appl. No. 09/802,417 Amdt. Dated December 3, 2004 Reply to Office action of August 24, 2004

REMARKS/ARGUMENTS

Claims 1-30 are pending in the present application.

This Amendment is in response to the Office Action mailed August 24, 2004. In the Office Action, the Examiner rejected claims 1-7, 8, 9-17, 18, 19-27, 28, 29 and 30 under 35 U.S.C. §103(a). Claims 1, 11, and 21 have been amended. Reconsideration in light of the remarks made herein is respectfully requested.

Rejection Under 35 U.S.C. § 103

In the Office Action, the Examiner rejected claims 1-7, 9-17, 9-29, 29, and 30 under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent Application Publication US2002/0052999 issued to Jahnke et al. ("Jahnke") in view of U.S. Patent No. 6,260,093 issued to Gehman et al. ("Gehman"), claims 1-7, 11-17, 21-27 under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 5,619,661 issued to Crews et al. ("Crews") in view of Gehman, and claims 8, 18, and 28 under 35 U.S.C. §103(a) as being unpatentable over <u>Jahnke</u> in view of <u>Gehman</u>, as applied to claims 1-7, 9-17, 19-27, 29, and 30 above, and further in view of U.S. Patent No. 5,941,968 issued to Mergard et al. ("Mergard"). Applicant respectfully traverses the rejection and contends that the Examiner has not met the burden of establishing a prima facie case of obviousness.

Applicant reiterates the arguments presented in the previous response. Specifically, Applicant contends that Jahnke and Gehman, or Crews and Gehman, taken alone or in combination, at least fail to disclose, suggest or render obvious (1) a processor interface circuit interfacing to a second processor having accessibility to the first and second buses, and (2) an arbitration logic circuit to arbitrate access requests from the first and second processors.

1. In response to Applicant's arguments, the Examiner states that the Examiner is taking both arbiters/decoders 314 and 316 of Jahnke to be Applicant's arbitration logic circuit. The Examiner further states that since Applicant's claims do not recite any language that precludes this interpretation. Examiner believes that the current application of the Jahnke reference to the claim is reasonable and correct (Office Action, page 8, item 6, page 9). Applicant respectfully disagrees. The claim language clearly recites: "an arbitration logic circuit...to arbitrate access requests from the first and second processors." This language clearly precludes the use of two

To:USPT0

Appl. No. 09/802,417 Amdt. Dated December 3, 2004 Reply to Office action of August 24, 2004

DEC-03-2004 15:27 From: BSTZ

different and separate arbiters to arbitrate requests from two processors, one for each. The article "an" indicates a singular noun, not a plural noun.

Claims should be interpreted consistently with the specification, which provides content for the proper construction of the claims because it explains the nature of the patentee's invention. See Renishaw P.L.C. v. Marposs Societa Per Azioni, 158 F.3d 1243 (Fed. Cir. 1998). Here, the claims recite "an arbitration logic circuit...to arbitrate access requests from the first and second processors." This claim language is further supported by the specification. See, for example, Figure 2B, elements 150, 110, and 160; Figure 3; Page 7, paragraph [0028]. Both the claim language and the specification indicate that there is only a single arbitration logic circuit, not two separate and different arbiters as taught or suggested by Jahnke.

- 2. The Examiner further states that <u>Gehman</u> was used to teach a second processor, not the processor interface and <u>Jahnke</u> was used to teach an interface circuit to a second master. However, as argued in the previous response, since <u>Gehman</u> does not <u>teach</u> or <u>suggest</u> a processor interface circuit, it cannot be combined with <u>Jahnke</u>. Furthermore, there is not a reasonable chance of success in combining the teachings when both references teach away from the claimed invention as argued previously.
- 3. The Examiner further states that "since there is no language in the claims which precludes the interpretation of both the primary and secondary arbiters of <u>Crews</u> as reading on the claimed arbitration logic circuit, it is the Examiner's position that this interpretation is reasonable and correct" (Office Action, page 9, last paragraph). Applicant respectfully disagrees. As discussed above, the claim language clearly recites an arbitration logic circuit to arbitrate access requests from the first and second processors, it precludes the use of two separate arbitrating requests from two processors separately.
- 4. The Examiner further states that <u>Mergard</u> was used to teach the advantage of having the second master of <u>Jahnke</u> be DMAC. However, the claim language recites that the second processor is a DMAC where the second processor has accessibility to the first and second buses. In contrast, <u>Mergard</u> teaches that the DMAC, the CPU, and the graphic controller share access to a unified system memory through a data bus, not accessible to first and second buses. <u>Jahnke</u>

To: USPTO

Appl. No. 09/802,417 Amdt. Dated December 3, 2004 Reply to Office action of August 24, 2004

does not disclose the second processor having accessibility to the first and second buses. Therefore, the combination of <u>Jahnke</u> and <u>Mergard</u> does not read on the claim language.

Therefore, Applicant believes that independent claims 1, 11, 21 and their respective dependent claims are distinguishable over the cited prior art references. Accordingly, Applicant respectfully requests the rejection(s) under 35 U.S.C. §103(a) be withdrawn.

Appl. No. 09/802,417 Amdt. Dated December 3, 2004 Reply to Office action of August 24, 2004

Conclusion

Applicant respectfully requests that a timely Notice of Allowance be issued in this case.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: December 3, 2004

Thinh V. Nguyen

Reg. No. 42,034

Tel.: (714) 557-3800 (Pacific Coast)

12400 Wilshire Boulevard, Seventh Floor Los Angeles, California 90025

CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8A)

I hereby certify that this correspondence is, on the date shown below, being:

MAILING

FACSIMILE

☐ deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Atransmitted by facsimile to the Patent and Trademark Office.

Date: December 3, 2004

December 3, 2004

Date